RECEIVED **CENTRAL FAX CENTER**

OCT 0 2 2006

Appl. No. 10/533,922 Docket No. NL 021077 Amdt. dated October 2, 2006 Response to Non-Final Office Action of July 21, 2006

Amendments to the Claims

- 1. (Cancelled). 2. (Currently Amended) The semisonductor switch according to claim 1, A <u>semiconductor</u> switch comprising: two MOS transistors that are coupled in an anti-series arrangement, and a gate control circuit that is coupled to both gates of the MOS transistors, the MOS transistors being embodied as N-channel MOS transistors, both drains of the MOS transistors being interconnected, and the gate control circuit being coupled to the interconnected drains; wherein the semiconductor switch further comprising further includes a voltage limiting circuit that is coupled between the gate and the source of at least one of the MOS transistors. 3. (Original) The semiconductor switch according to claim 2, wherein the voltage limiting circuit comprises a semiconductor means. (Original) The semiconductor switch according to claim 3, wherein the semiconductor means is an NMOS transistor. 5. (Currently Amended) The semiconductor switch according to claim 1, according to claim 2, wherein the gate control circuit is arranged to perform a two phase gate pumping voltage multiplication operation.
- 6. (Currently Amended) The semiconductor switch according to claim 6, according to claim 5, wherein the gate control circuit comprises a switched capacitor means.
- 7. (Currently Amended) The semiconductor switch according to claim 5 or claim 6, wherein the two phase gate pumping voltage multiplication operation has a tunable charge pump frequency around 15-200 KHz. 15-200 KHz, preferably around 50 KHz.

Appl. No. 10/533,922 Docket No. NL 021077 Amdt. dated October 2, 2006 Response to Non-Final Office Action of July 21, 2006

- 8. (Currently Amended) A system comprising two electrical circuits, which system comprises a semiconductor switch according to claims 1 or 2; according to claim2, which semiconductor switch is interconnected between the two electrical circuits.
- 9. (New) The semiconductor switch according to claim 5 or claim 6, wherein the two phase gate pumping voltage multiplication operation has a tunable charge pump frequency around 50KHz.